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Abstract
In satellite communications systems incorporating small
earth stations, the application of multiple-access
techniques of single channel per carrier/frequency division
multiple access (SCPC/FDMA) in the uplink, on-board
switching and time division multiplexing (TDM) in the
downlink is significantly effective in improving satellite
transponder utilization and reducing the required effective
isotropic radiated power (EIRP) in both the earth stations
and the satellite. A conceptual block diagram of the
multicarrier demodulator is shown in Figure i.
For FDMA/TDM conversion, the uniformly spaced FDMA
channels have to be separated which can be accomplished with
a transmultiplexor. After separating these channels, they
are demodulated using a QPSK demodulator. The
transmultiplexor is implemented with the aid of a
commutator, bank of polyphase filters and discrete Fourier
transform (DFT) implemented via FFT.
Development and advances in the area of VLSI and digital
systems can be exploited for the development of a
transmultiplexor and QPSK demodulator. Goals for designing
the architecture for the transmultiplexor and QPSK
demodulator are that the system should meet real time signal
processing requirements of the future satellite systems and
should consume very small amount of power. In this work we
design the architecture of this transmultiplexor and the
demodulator by pipelining all the modules namely commutator,
filter bank FFT and the internal modules of the QPSK. The
architecture is designed for the case of 800 channels each
having a bandwidth of 45 KHz and a bit rate of 64 Kb/s. In
this case each module will have (1/45 KHz=22.22 micro
seconds) 22.22 micro seconds to complete computation.
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A uniform channel filter bank consists of a polyphase
filter bank, phase shifter, DFT block and multiplication by
a constant. This uniform filter bank is shown in Figure 2.
The polyphase filter bank will require 800 9 tap FIR filters
and a 1024 point FFT operation.
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Filter banks can be implemented using 800 different 9 tap
FIR filters. The amount of required hardware will be
prohibitive for our application because of size and power
requirements. A multiplexed 9 tap FIR filter architecture
has been designed which will meet the speed requirements.
This structure utilizes RAM's to store data and tree
structure for multiplication and add operations as shown in
Figure 3.
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In order to meet the speed requirements of this system, a
pipelined FFT structure has been designed. This structure
has i0 stages with dual memories in between the stages. It
is capable of performing 1024 point complex FFT in 22.22
micro seconds which is the pipeline speed of this system.
The structure is shown in Figure 4.
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A FFT multiplexed butterfly arithemetic element has also
been designed and is shown in Figure 5. The data flow
through this arithmetic element moves according to specified
pipeline speed. This element also performs parallel
arithmetic operations.
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Fiqure 5: FFT Muxed Butterfly Arithmetic Element (MAE)
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A TDMA frame consists of guard bits, preamble, unique
word and data bits. The demodulator has to process the
preamble, unique word and data bits to recover the message.
A block diagram of a QPSK demodulator is shown in Figure 6.
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Figure 6: QPSK Demodulator
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Preamble processing involves the carrier acquisition and
timing acquisition modules. A tree structure based module
has been designed for the preamble processing which computes
the carrier phase and symbol timing. The hardware structures
for various demodulator modules are shown in Figures 7 to
ii.
unit I
unitl
unit2
unit 5
unitl
unit4
o
o
unit 16
unlt2
0 0
unit B
un|t 4
unit 2
unitl
Initialblock of the preamble
The input to thesubtractor units are the sample values.
Fi qure 7
145
le2+lo 2
le x Qe x Qo
carrier phase
"symbol timing
le2:+Q_
+ Qe 2
Fiqure 8: Preamble Module Units
GTs
Bn Sn
Bn Ito Inter-
I polator
12n-1,Q2n-1 areodd numbered samples from the coherentdemodulator
An,An-1,Bn,Bn-1are thebitdecisionoutputs
Sn Istheoutputfrom the the module which isused by thesamplingclock
Figure 9: Symbol Timing Tracking Module
146
A2nm
Kits _/ //L_2 _I__L_j
K2Ts
An,Bn are outputsof blt-decisionmodule
KITs,K2Ts are thegalnvaluesof the loop
X2n,Y2n are even samples outputfrom the coherent demodulator
Figure I0. Carrier Trackinq Module
Ik
phase estimate __ I
12k12k-1
Q 2k, Q 2k-I
Ik,Qk are the outputs from the interpolator
Phase estimate is the output from the carrier tracking
The output samples are used by the bit decislon,timlng tracking
& carrier tracking.
Even numbered samples are used b.qthe blt-decislon & carrier
tracking ; odd numbered by the timing tracking.
Figure II: Coherent Demodulator
147
REFERENCES
1) S.C. Kwatra, R. Bexten,"Analysis and design of a burst mode digital
demodulator implemented using a digital signal processor," University of
Toledo, Rep DTVI-22,
Dec 1988.
2) S.J.Campanella, S.Sayegh,"Onboard multichannel
demultiplexer/demodulator," NASA contract No.cr1801827, 1987
3)M.Morikura, K.Enamoto, S.Kato,"High speed onboard digital signal
processing and LSI impementation,"GLOBECOM 1988, Section 16,pp493-498.
4) B.W.Smith, H.J.Siegel,"Models for use in the design of macro-pipelined
parallel processors,"IEEE Journal on computer architecture, 1985, pp116-123.
5)F.Guibaly, B.Mckinney,"A flexible pipeline architecture for digital signal
processors," IEEE conference Communications, Computers, Signal
processing,1987 ,pp370-373.
6)S.Kato, K.Ohtani, T.Kohri, M.Morikura, M.Umehira, S.Kubota,"Onboard
digital signal processing technologies for present and future SCPC systems,"
International Journal of Satellite Communications (IJSC), Vol 6,pp 289-300,
1988.
7)E.D.Re, R.Fantacci, "Alternatives for onboard digital multicarrier
demodulation," IJSC, Vol 6 ,pp267-281, 1988.
8)A.Thanawala,"FDMA/TDM conversion for non contiguous channels," M.S
Thesis, University of Toledo, 1989.
9)B.G.Evans, F.P.Coakley, "Multi Carrier Demodulators fo OBP satellites,"
IJSC, Vol 6, pp243-251, 1988.
10)R.Crochiere, L.Rabiner, "Multirate signal processing," Prentice-Hall, 1983.
11)G.Perrota, G.Losquadro,"FDMA/TDM satellite communication systems for
domestic/business services," Proceedings of International conference on
digital satellite communication (ICDSC) -7,pp155-162, 1986.
12) N.R.Powell,"Signal processing with bit serial word parallel architectures,"
Proceedings SPIE "Real-Time signal processing" Vol 154, pp 98-104, Aug 28-29
1988.
13)G.Luikuo,"A 500 MOPS DSP chip set," Electronic Engineering supplement.
pp 109-113, June 1988.
148
